Transistors with exfoliated two-dimensional (2D) materials on a SiO 2 /Si substrate have been applied and have been proven effective in a wide range of applications, such as circuits, memory, photodetectors, gas sensors, optical modulators, valleytronics, and spintronics. However, these devices usually suffer from limited gate control because of the thick SiO 2 gate dielectric and the lack of reliable transfer method. We introduce a new back-gate transistor scheme fabricated on a novel Al 2 O 3 /ITO (indium tin oxide)/SiO 2 /Si "stack" substrate, which was engineered with distinguishable optical identification of exfoliated 2D materials. High-quality exfoliated 2D materials could be easily obtained and recognized on this stack. 
INTRODUCTION
Two-dimensional (2D) layered materials, such as graphene and transition metal dichalcogenides (TMDCs), have emerged in recent years as an attractive class of materials for future electronic devices. Since the first report on a back-gate graphene transistor in 2004 (1), massive efforts to seek for high-quality materials and device fabrication of graphene and post-graphene TMDCs have been made. Monolayer and multilayer 2D materials can be obtained through different approaches, such as lithium-based intercalation (2) , the hydrothermal method, and the "Scotch tape" method. Mechanical exfoliation has been widely used so far because of the simple and low-cost preparation of high-quality single-crystal 2D semiconductor samples with the least defects. Back-gate field-effect transistors (FETs) fabricated on the basis of the "Scotch-taped" samples have been extensively applied in devices such as logic circuits (3) (4) (5) , memory (6) , heterojunction transistors (7, 8) , photodetectors (9), gas sensors (10) , and modulators (11) . As a typical example of TMDC, MoS 2 has attracted lots of attention because of its unique electronic properties. Unlike zero-bandgap graphene (1, 12) , MoS 2 has a bandgap ranging from 1.29 to 1.8 eV, depending on its thickness (13, 14) . In particular, monolayer MoS 2 exhibits a direct bandgap of 1.8 to 1.9 eV (15), which makes it promising for optoelectronics applications. MoS 2 FETs have been proven to have excellent electrical performance under different ambient atmospheres and at varying temperatures (16) (17) (18) . ReS 2 is a newly studied promising 2D material. Unlike other typical TMDCs with a thickness-dependent bandgap, ReS 2 has a direct bandgap regardless of material thickness from monolayer to bulk (19) . Efficient light absorbing and emitting can thus be expected with monolayer and multilayer ReS 2 . Recently published works have demonstrated that the photoresponse of the single-layer MoS 2 FET was found in the range of 400 to 680 nm and that the responsivity was calculated to be up to 880 A W −1 (9) . The photoresponsivity of a ReS 2 -based photodetector reached 88,500 A W −1 in the accumulation area (20) .
In most works, exfoliated TMDC samples were taped onto a silicon substrate covered with a thick SiO 2 film (5, 9, 20-26) or a thick high-k dielectric (27) to build back-gate devices. The typical thickness of a SiO 2 layer is between 250 and 300 nm, so that it is easier to locate and roughly identify the layer number of the ultrathin TMDC flakes under an optical microscope (1). However, these FETs usually have poor gate control because of the thick gate dielectrics, and a high gate voltage (usually ≥40 V) is required to induce a substantial source-drain current (~1 mA) (25, (28) (29) (30) (31) (32) (33) . One possible solution is to transfer the exfoliated sample from a SiO 2 /Si surface to other desired substrates. Nevertheless, this high-quality transfer process still needs further improvement (34) , because transfer processes usually involve spreading organic materials on the sample and following wet chemical etching, in which the ultrathin 2D semiconductor samples can easily be damaged, and contaminants can be introduced at the interface, leading to a degraded device behavior (27, 35) .
Here, we introduce a new device structure dedicated to breaking the limit of gate control and preserving the nondefect property at the same time. The structure consists of TMDC flakes exfoliated onto an Al 2 Fig. 1 (A to E) . All the samples have a smooth surface without cracks or spots, and the flake size is larger than 10 mm 2 , which is perfect for transistor fabrication. Atomic force microscopy (AFM) images and cross-sectional height profiles shown in Fig. 1 fig. S1 ).
We built two back-gate transistors with a six-layer (6L) MoS 2 flake and a 4L ReS 2 flake. Figure 2A illustrates the schematic of the back-gate transistor and the measurement setup. The back-gate bias was directly applied on the ITO layer by probing through the Al 2 O 3 gate dielectric. The TMDC channel was directly exposed to a light beam. Figure 2 (B and C) shows optical images of the 6L MoS 2 , respectively. It should be noted that there has been no report on exfoliated MoS 2 or ReS 2 back-gate FET with such small SS (typically >80 mV dec −1 for samples transferred on the desired substrate and~1 V dec −1 for samples exfoliated on 300-nm SiO 2 /Si) (16, 27, 36) , respectively. The device was measured as an n-type photodetector, and Fig. 3C shows the drain current excited by the light beam under different power. The results indicated that a distinct photocurrent can be observed even with a light intensity increase in the femtowatt level. The single-layer MoS 2 FET showed high sensitivity in visible wavelength (Fig. 3D) . By taking the current values obtained at V bg = 0.5, 0.8, and 1.2 V for depletion, subthreshold, and accumulation areas, respectively, the photoresponsivity was calculated up to 4000 A W −1 in the depletion area and 123,000 A W −1 in the accumulation area, with V d = 1 V (comparison with a previous report is shown in table S5). The on/off ratio of the photocurrent was around 670 in the depletion area, 32 in the subthreshold area, and 2.2 in the accumulation area. The timeresolved photocurrent response of a single-layer MoS 2 photodetector is shown in fig. S5 . These results are similar to those obtained from a previously reported n-channel MoS 2 photodetector (9, 26) .
Similar optical-electrical characterization was also performed with the 4L ReS 2 FET. The Raman and photoluminescence spectra of 4L ReS 2 are shown in Fig. 4 (A and B) , and the optical and AFM images are shown in fig. S4 . Results in Fig. 4C indicated that the ReS 2 FET was less sensitive than the single-layer MoS 2 FET in the depletion area. The fig. S6 . These results are similar to those obtained from a previously reported n-channel ReS 2 photodetector (20, 37 
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most reported back-gate MoS 2 and ReS 2 FET performances and are comparable to those of reported top-gate FETs (tables S3 and S4). The lowest reported SS for a 2D material back-gate transistor was 70 mV dec −1 (27) ; however, the exfoliated MoS 2 in this study was more than 10 nm thick, which could hardly be called a "2D" material.
The back-gate transistor structure is crucial to 2D material intrinsic property research, including discovering excellent 2D semiconductor candidates (1, 38) and studying band structure or valleytronics (15) , as well as all kinds of semiconductor devices such as logic circuits (3-5), memory (6), heterojunction transistors (7, 8) , photodetectors (9), gas sensors (10), and modulators (11) . The 2D material on the Al 2 O 3 /ITO/ SiO 2 stack can be more sensible to weak electric signal or atmosphere change, on and off in a small range of gate bias, and less power-consuming because the gate control is greatly improved. This manuscript provided a reasonable example to show the superiority of this material in the enhancement of photoresponsivity. In addition, we chose two typical 2D materials, MoS 2 and ReS 2 , to be fabricated into photodetectors to prove that this structure could be applied to all 2D semiconductor research.
The photodetectors in this study were fabricated with single-layer MoS 2 and 4L ReS 2 , showing impressive photoresponsivities of 4000 and 760 A W −1 in the depletion area, respectively, and more than 10 6 A W −1 for both in the accumulation area, which is almost five times higher than the previously reported highest responsivity (9) . The high responsivity benefits from enhanced gate controllability. In the depletion area, negative bias will cause band bending in the channel ( fig. S7B ). Compared to the photodetectors on the 300-nm SiO 2 dielectric, the band bending in the channel of the photodetectors on the Al 2 O 3 /ITO substrate is strengthened when the gate bias is the same, and as a result, the electric field, which is the derivative of band bending, is stronger in the channel directions of the devices on the Al 2 O 3 /ITO substrate. A stronger electric field could result in carriers excited by photons reaching S/D at a higher speed and greatly enhances the photocurrent. The light reflection between dielectrics also plays an important role in boosting sensibility. Traditional exfoliated n-channel MoS 2 photodetectors were fabricated on 300-nm SiO 2 , and as a result, only a small portion of light could be reflected at the SiO 2 /Si interface. Most of the light was absorbed by the silicon substrate, because silicon had a high index of refraction of 3.4 and could absorb light in visible wavelength. Nevertheless, the Al 2 O 3 /ITO/SiO 2 stack had an index of refraction of 1.63:2.10:1.46 on the surface, which could reflect most incoming light through the interfaces before light reached the silicon substrate. Thus, the 2D material on the Al 2 O 3 /ITO/SiO 2 stack could absorb far more light and generate more carriers than those on the SiO 2 /Si substrate, leading to a significant increase in photoresponsivity ( fig. S7, C and D) . In summary, the device structure with novel Al 2 O 3 /ITO/SiO 2 stack engineering has provided a great platform with enhanced gate control and electrical performance for further investigations on other 2D material-based back-gate FET applications in a number of fields, such as materials physics, logical circuits, optoelectronics, and sensing devices.
MATERIALS AND METHODS

Experimental design
A 200-nm SiO 2 layer was first grown on a heavily doped silicon substrate by dry oxidization. Then, a layer of a 70-nm ITO film was deposited directly on SiO 2 by sputtering, followed by annealing at 300°C for 15 min to lower the ITO film resistance. The radio frequency (rf) power of ITO sputtering was 120 W, and the deposition time was 550 s.
A 25-nm Al 2 O 3 layer was subsequently deposited with atomic layer deposition (ALD) at 300°C. multilayer TMDC samples were then mechanically exfoliated by using the Scotch tape method onto the Al 2 O 3 / ITO/SiO 2 /Si substrate. A bulk MoS 2 crystal was purchased from SPI Supplies, and a bulk ReS 2 crystal was purchased from HQ Graphene. We chose flakes without apparent spots or cracks and over 10 mm 2 in size as it would otherwise be difficult to deposit metal electrodes on the flakes. fig. S8 . The length and width of the MoS 2 channel were 2.5 and 4 mm, respectively, whereas those of the ReS 2 channel were 1 and 2 mm, respectively.
The dual-gate MoS 2 transistor was prepared as follows: The back-gate MoS 2 transistor was first fabricated, followed by an immediate deposition of 30-nm Al 2 O 3 with ALD. Then, the top-gate electrode was fabricated using the same technique as that used for S/D electrodes. The width of the top-gate electrode was 0.8 mm. The final device was annealed at 350°C in forming gas (5% H 2 in N 2 ) to remove possible photoresist residues and improve the metal contact to the MoS 2 flake. The optical image and electrical characterization of the dual-gate MoS 2 transistor are shown in fig. S3 .
Electrical and optical measurement AFM imaging was performed in air before back-gate transistor fabrication. The AFM images were processed by WS x M 5.0 Develop 8.1. Raman spectroscopy and photoluminescence spectroscopy were performed in air after back-gate transistor fabrication, at a wavelength of 532 nm and with a light spot of 0.8 mm.
The electrical characterization of MoS 2 and ReS 2 FETs was carried out with an Agilent B1500A semiconductor analyzer at room temperature in air. Back-gate contact was performed by probing through the Al 2 O 3 dielectric on the surface to reach the ITO layer. The optical-electrical measurement was performed using the same semiconductor analyzer and under the same test environment as those of the electrical characterization measurement. An additional light source was placed on the top of MoS 2 and ReS 2 FETs, and then, all apparatuses were put in a dark box to get rid of other incoming light. The light beam was generated from a high-power filament lamp, whose filament current could be adjusted to between 17 and 20 A. The light beam went through a monochromator and then through an optical fiber. The light intensity was measured by a light intensity meter and was converted to light power according to the size of the light spot and the size of MoS 2 and ReS 2 channels.
We carried out several electrical characterizations at the beginning of the test to ensure that the cable connection was stable. The data in this study were all measured as soon as the device was fabricated. Degeneration in performance was observed after the device was put in air for several weeks.
The whole experiment is reproducible. We have fabricated more than one MoS 2 or ReS 2 back-gate transistor on this new substrate.
Statistical analysis
All curves in this study were measured by an Agilent B1500A semiconductor analyzer. There were 101 points in each curve. The sampling rate was 1 Hz, which was low enough to be regarded as a dc test.
The data plotted in the figures are all raw data. No denoise, smooth, or similar methods were taken. The field-effect mobility extracted from the I d -V bg curve was based on the following equation The switching performance of the transistor was characterized by the SS, which is defined as the V bg swing to achieve a 10-fold increase of I d in the subthreshold region, on the basis of the following equation
We calculated the mean of SS in each decade of drain current. (39) (40) (41) (42) (43) (44) (45) (46) (47) (48) (49) (50) 
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